

# **Dominant growth directions in integrated circuit technology: 3D device architectures, 3D heterogeneous integration and Silicon Carbide**

**Andrzej J. Strójwąg**

PDF Solutions Inc. and Carnegie Mellon University


**ELTE 2023, Ryn, 19 kwietnia 2023**

# Outline


- **Current technology landscape and future growth directions**
- ❖ **3D device structures from FinFET to nanosheet architectures and beyond Silicon**
- ❖ **3D heterogeneous integration: chiplets and neuromorphic computing**
- ❖ **Electrical car driven SiC market explosion**

# From Internet of Things to Internet of Everything

## Internet Of Things (IOT)



# Infrastructure Requirements





- **Data Availability/Connectivity (5G/6G)**
- **Artificial Intelligence Algorithms**
- **Computing Power and Massive Data Storage**
- **Data Analytics**
- **Intelligent System Implementation (cars, cities,...)**


# Artificial Intelligence Methods

- **Machine Learning** – Without Human Intervention
- **Deep Learning** – Deployment of neural networks on huge data sets
- **Generative AI** – Creation of new data, text, audio, video. Text is generated in natural language using Large Language Models (LLM)
- **ChatGPT** – Most popular system nowadays. Can answer any questions, pass any exam, write a poem, compose a song, create an impressive painting, etc.

**But... What are the computing and storage needs to train such a system?**




# Training Needs of the Large Language Models





# Artificial Intelligence Evolution



How do we approach human brain capabilities?


- So far successes only for the application specific systems (robotics, image classification, chess,...)
- Achieved with huge compute and storage resources with huge energy consumption
- **Human brain: almost 100 billion neurons, up to 1,000 trillion synapses, but...**
- **Power consumption below 20 W**

# Evolution of Market Drivers: Data Explosion

## Data is Exploding

We are **generating data** at a **faster** rate than our **ability** to **analyze, understand, transmit, secure and reconstruct** in real-time


175ZB





# Evolution of Market Drivers

## Technology Led Disruptions



# Distributed Compute Era



Hyper-scale Data Center

Regional DC/  
Hybrid cloud

Cloudified  
WAN

Micro Data  
Center

Access  
Points

Intelligent  
agents

Cloud

Network

Edge

2000's-2010's

Bringing Data to the Compute

2020's →

Bringing Compute to the Data


Distributed connected compute brings compute to data and adds QoS and Security to data lifecycle




# Edge AI Device Trajectory

>350 Billion AIoT (AI+IoT) Devices in Year 2030

### Worldwide Devices




### Global Internet Traffic



Source: Cisco VNI Global IP Traffic Forecast 2017-2022




# Compute Barriers: Complexity and Cost




Ref: DARPA IDEA

Increasing cost of HW design and verification




Increasing programming complexity

# Data Server Performance Evolution




# Graphical Processor (GPU) Performance Evolution

GPU Single Precision FLOPs Over Time






# Supercomputer Performance Evolution




# Performance/Power Consumption Evolution




Source: L. Su AMD, ISSCC 2023

# ULSI Technology Miniaturization




# Miniaturization Scale

THE **ELEPHANT**  
IN THE ROOM




# Key Barriers: Complexity and Costs



Ref: DARPA IDEA

Increasing cost of HW design and verification




Increasing programming complexity



# Solution: Massively Parallel Architecture

## NVIDIA: A100 Chip





# Solution: Wafer Scale Integration?



## Cerebras Wafer-Scale Engine (WSE-2)

The Largest Chip in the World

**850,000** cores optimized for sparse linear algebra

**46,225 mm<sup>2</sup>** silicon

**2.6 trillion** transistors

**40 gigabytes** of on-chip memory

**20 PByte/s** memory bandwidth

**220 Pbit/s** fabric bandwidth

**7nm** process technology


**56x larger than largest GPU**

# Outline

- ❖ **Current technology landscape and future growth directions**
- **3D device structures from FinFET to nanosheet architectures and beyond Silicon**
- ❖ **3D heterogeneous integration: chiplets and neuromorphic computing**
- ❖ **Electrical car driven SiC market explosion**


# Potential roadmap extension

Source: imec, 2022




Source: imec, 2023

# Disruptive architecture innovations



**FinFet**



**Nanosheet**



**Forksheet**




**CFET**



**Atomic  
channel**




# Next step in differentiation: backside power delivery




signal connections above

FETs

power delivery below



- backside power delivery allows next-level differentiation of signal wiring and power delivery  
➔ big Integration challenge







# Outline

- ❖ **Current technology landscape and future growth directions**
- ❖ **3D device structures from FinFET to nanosheet architectures and beyond Silicon**
- **3D heterogeneous integration: chiplets and neuromorphic computing**
- ❖ **Electrical car driven SiC market explosion**

# System Performance Roofline Plot



# How Do We further Increase System Efficiency?




## ➤ 2.5 D & 3D Integration

➤ More than 90% of Power Consumption for Processor-Memory Communication

➤ Near Memory and In-Memory Computing next on roadmap

# Energy Benefits of 2.5D & 3D Integration



Integration Enables Higher Bandwidth at Lower Power

|        | DIMMS | 2.5D Micro-bumps (HBM) | 3D Hybrid Bond |
|--------|-------|------------------------|----------------|
| pj/bit | ~12   | ~3.5                   | ~0.2           |


Amount of energy to send data from the processor to DRAM

➤ 2D - 12pJ/bit

2.5D - 3.5 pJ/bit


3D - .2pJ/bit

# Additional Benefits to Chiplets: Higher Yield






# 3D Integration Examples




BACK-SIDE POWER DISTRIBUTION




DIE TO WAFER MICRO-BUMPS

3D stacked core processor SOC



Cu-Cu HYBRID BONDING




THROUGH-Si VIA




# 3D Integration Roadmap

## The 3D Interconnect Technology Landscape




# 3D Landscape and 3D Interconnect Roadmap




# 2022 CAPEX HIGHLIGHTS FOR ADVANCED PACKAGING PLAYERS

Estimated 2022 CapEx spending for Packaging activity by top players [M US\$]




Estimated 2022 packaging CapEx split (top players)



\*Intel, TSMC and Samsung advanced packaging CapEx were estimated based on earnings calls statements and recent announcements of investments, since packaging is not their main business focus  
All CapEx data is estimated based on information gathered during Q1 2022


# Memory/Storage Hierarchy: New Memory Needs






# Emerging Non-Volatile Memories

Random access, non-volatile, no erase before write, on-chip integration




## STT-MRAM

Spin torque  
transfer magnetic  
random access  
memory




## PCM

Phase change  
memory




## RRAM

Resistive  
switching random  
access memory



## CBRAM

Conductive  
bridge random  
access  
memory




## FERAM

Ferro-electric  
random access  
memory

Source: H.-S. P. Wong, S. Salahuddin, Nature Nanotech (2015)




# Net Steps on Roadmap: Neuromorphic Computing



**Goal: Approach human brain neuron density with acceptable power consumption**

# Conclusions: System Efficiency Roadmap




## Dominant Directions:

- **Further technological advances: device architectures, backside power delivery, emerging memories, 2D material, Carbon Nanotubes**
- **System Architecture Optimization (software-hardware co-design, neuromorphic computing)**
- **3D Heterogeneous Integration including Photonics**


# Outline

- ❖ **Current technology landscape and future growth directions**
- ❖ **3D device structures from FinFET to nanosheet architectures and beyond Silicon**
- ❖ **3D heterogeneous integration: chiplets and neuromorphic computing**
- **Electrical car driven SiC market explosion**

# Motivation for SiC




# SiC vs. GaN





# SiC Crystal Growth




SiC Growth - Source: [CS Website](#)

## ➤ SiC Boule Growth Process:


- **Very slow (> 2 weeks)**
- **Crystal defects are still a problem**

- **Substrate:** Raw, Epi-ready wafer, ready to enter to epitaxy reactor.
- **Epiwafer:** Front End-ready wafer.



# SOITEC Revolutionary Breakthrough


SmartSiC™, an adaptation of Smart Cut™ process to SiC



➤ Adaptation of SmartCut to SiC wafer production:


➤ The single crystal SiC donor wafer can be reused up to 20 times

# SiC Wafer Size Evolution




- 200 mm wafers are a new standard
- Vertical integration is a new trend
  - From SiC boule growth to the SiC Module Production (e.g., ST)

# SiC Market Growth Prediction



- Fastest growth rate in semiconductor industry:
  - Demand driven by Battery Electric Vehicles

# SiC Market Size Explosion



➤ **New government regulations to reduce CO2 emissions:**

➤ **By 2035 the demand for 200mm SiC wafers will exceed the current worldwide production of all TSMC fabs**